

FIG. 1




FIG. 1





Fig. 2



**Fig. 3**




Fig. 4




FIG. 5a








FIG. 5b



**Packed Byte 521**




**Packed Word 522**




**Packed Doubleword 523**


**FIG. 5C**



**Packed Byte 524**



**Packed Word 525**



**Packed Doubleword 526**



**Packed Quadword 527**

FIG. 5d






FIG. 6a




FIG. 6b




FIG. 6C




FIG. 6d




FIG. 7a





FIG. 7b



**Fig. 8**




FIG. 9a




FIG. 9b

FIG. 9C






FIG. 9d







FIG. 9e






**Fig. 10**




**Fig. 11**


TOP SECRET




**Fig. 12**




**Fig. 13**




**Fig. 14**



**Fig. 15**



**Fig. 16**



**Fig. 17**




FIG. 18a





FIG. 18b








FIG. 18C

CONVERTING  
AND  
PLACING



ASSEMBLING RED AND GREEN COMPONENTS




Fig. 19a





Fig. 19b

CONVERTING  
AND  
PLACING






Fig. 20a



**Fig. 20b**

2100




FIG. 21




FIG. 22

Floating Point Input

2302



FP Adder Right Shifter

2304




← 4 →

No Rounding  
(Rounder Disabled)

Final 32-bit Integer

2306



32

FIG. 23






FIG. 24




FIG. 25




FIG. 26